332:578 Deep Submicron VLSI Design Lecture 15 Dynamic Logic and Clocking

1
332578 Deep SubmicronVLSI DesignLecture
15Dynamic Logic and Clocking

• Michael L. Bushnell -- CAIP Center and WINLAB
• ECE Dept., Rutgers U., Piscataway, NJ

2
Outline

• Single-Phase Logic
• Two-Phase Clocking
• Two-Phase Memory
• Clock Distribution
• Summary

Material from CMOS VLSI Design By Neil E. Weste
and David Harris
3
Single-Phase Logic

• For single-phase clocking
• Use n-p zipper CMOS logic with C2MOS latch as O/P
  stage
• Build clk sections resolve when clk 1
• Build clk sections resolve when clk 0

4
Single Phase Logicwith n-p Domino CMOS
5
n-p Domino CMOS
6
Problems of Mixing Logic

• Sometimes mix n-p Domino CMOS with static or
  Domino sections causes problems
• Self-contained sections must have no internal
  races
• Avoid clock skew when different sections are
  cascaded for pipelining

7
n-p Logic Design Rules
8
n-p Design Rules

• Ensure that clock skew glitches do not propagate
• When using static logic, keep logic static up to
  the C2MOS latch
• For internal races, dynamic logic rules
• Logic blocks must be off during precharge
• During evaluation, internal inputs must make only
  1 transition

9
Two-Phase Clocking

• Single-phase hard to generate distribute 2
  near-perfectly non-overlapping clocks
• Solution generate distribute 2 non-overlapping
  clocks, 1 for Master, 1 for Slave
• Distribute 2 main clocks use local buffers to
  generate local clocks
• For all time, f1 (t) f2 (t) 0
• If f1 is precharge, must be long enough to
  precharge worst circuit node

.
10
Two Phase Clocking
11
Two-Phase Memory Structures

• Replicate Single-Phase structures
• f1 feeds master
• f2 feeds slave

12
Dynamic Register Structure

• Both types of dynamic register must drive a local
  storage gate

13
Two-Phase Clock Generator
14
Clock Distribution

• Globally distribute 2 clocks with / without
  complements
• Distribute 1 clock and generate local 2-phase
  clocks
• Two-phase dynamic domino logic

15
Recommended Clocking Methods

• Single-Phase Clocking
• 1st Time Designs
• Low-power Designs
• Standard Cells
• Gate Arrays
• Two-Phase Clocking
• RAM
• ROM
• PLA

16
Clock Distribution

• Total CL on clock may be 1000 pF
• For Trise/fall 1 nsec, Pd 5 Watts
• Use
• A single large buffer (for designs with no
  structured routing) uses too much chip area
• A distributed clock tree (H-tree) (for
  highly-structured DSP chips e.g., FIR filters)

17
Summary

• Single-Phase Logic
• Two-Phase Clocking
• Two-Phase Memory Gates
• Clock Distribution