Simplescalar Pipeline - PowerPoint PPT Presentation

1 / 9
About This Presentation
Title:

Simplescalar Pipeline

Description:

Title: Decoupled Value Prediction on Trace Processors Last modified by: sjlee Document presentation format: Letter Paper (8.5x11 in) Company: University of Minnesota – PowerPoint PPT presentation

Number of Views:92
Avg rating:3.0/5.0
Slides: 10
Provided by: ackr
Category:

less

Transcript and Presenter's Notes

Title: Simplescalar Pipeline


1
Simplescalar Pipeline
  • ?????? ???????
  • ???

2
SimpleScalar Pipeline ?? 1
3
SimpleScalar Pipeline ?? 2
  • Fetch
  • ??? ??? ?? ??
  • ????
  • Dispatch
  • ?? ???
  • rename , ?????(RUU,LSQ)? ?? ????
  • Scheduler
  • ???? ??? ???? ?? ??
  • Execute
  • ?? ??
  • ??? ?? ??

4
SimpleScalar Pipeline ?? 3
  • Writeback
  • ???? ??
  • ???? ?? ??
  • ???? ????? ? ?? ??? ??
  • Commit
  • ????? ?? ??? ??? ??? ???? ????? ??
  • ??????? ?? ??

5
Sim-Outorder Pipetraces
  • ???? ????? ???? ?? ???? ???
  • -ptrace ltfilegt ltrangegt
  • ltrangegt? ?? ???? ??? ??
  • -ptrace foo.trc
  • -ptrace foo.trc 1005000
  • -ptrace foo.trc 1000
  • pipeview.pl perl script? ?????
  • pipeview.pl ltptrace_filegt

6
Sim-Outorder Pipetraces
7
Pipetrace ?? ?
  • /edu/simplesim-3.0/sim-outorder -ptrace
    test.trc 20002250 -issueinorder -fetchifqsize
    1 -issuewidth 1 -commitwidth 1
    test.sssim-out38 SimpleScalar/PISA Tool Set
    version 3.0 of November, 2000..sim
    starting performance simulation 7sim
    simulation statistics sim_num_insn
    7300 total number of instructions
    committed..sim_total_insn
    7416 total number of instructions
    executedsim_total_refs 4117
    total number of loads and stores
    executedsim_total_loads 625
    total number of loads executedsim_total_stores
    3492.0000 total number of stores
    executedsim_total_branches 986
    total number of branches executedsim_cycle
    23500 total simulation time in
    cyclessim_IPC 0.3106
    instructions per cycle

8
Pipetrace ?? ?
  • /edu/simplesim-3.0/pipeview.pl test.trc
  • Instruction event legend
  • - cache miss
  • ! - TLB miss
  • / - branch misprediction
  • \ - branch misprediction detected
  • - address generation execution
  • _at_ 6373
  • _at_ 6374
  • tg 0x0040c178 addiu r8,r8,32'
  • IF DA EX WB CT
  • tg
  • _at_ 6375
  • th 0x0040c180 addiu r3,r3,-1'
  • IF DA EX WB CT
  • th tg

9
Pipetrace ?? ?
  • _at_ 6376
  • ti 0x0040c188 bne r3,r0,0xffffffa8'
  • IF DA EX WB CT
  • ti th tg
  • _at_ 6377
  • tj 0x0040c130 sw r7,0(r8)'
  • IF DA EX WB CT
  • tj ti th tg
  • _at_ 6378
  • tk 0x0040c130 internal ld/st'
  • tl 0x0040c138 sw r7,-24(r2)'
  • IF DA EX WB CT
  • tl tj ti th
    tg
  • tk
Write a Comment
User Comments (0)
About PowerShow.com