Lecture 10 Sequential Logic - PowerPoint PPT Presentation

Loading...

PPT – Lecture 10 Sequential Logic PowerPoint presentation | free to view - id: 6c4f6c-ZmIzM



Loading


The Adobe Flash plugin is needed to view this content

Get the plugin now

View by Category
About This Presentation
Title:

Lecture 10 Sequential Logic

Description:

Lecture 10 Sequential Logic Prof. Sin-Min Lee Department of Computer Science San Jose State University D Flip-Flop with Reset T & J-K Flip-Flops Sequential Circuit ... – PowerPoint PPT presentation

Number of Views:34
Avg rating:3.0/5.0
Slides: 36
Provided by: Lee149
Category:

less

Write a Comment
User Comments (0)
Transcript and Presenter's Notes

Title: Lecture 10 Sequential Logic


1
Lecture 10 Sequential Logic
CS147
  • Prof. Sin-Min Lee
  • Department of Computer Science
  • San Jose State University

2
(No Transcript)
3
(No Transcript)
4
(No Transcript)
5
D Flip-Flop with Reset
D Flip-Flop with Asynchronous Reset
6
T J-K Flip-Flops
7
(No Transcript)
8
(No Transcript)
9
(No Transcript)
10
(No Transcript)
11
(No Transcript)
12
Sequential Circuit
13
Sequential Circuit (4)
14
Sequential Circuit (6)
15
Analysis of Sequential Circuit Logic Diagrams
Figure 8.8
16
Timing Diagram for Figure 8.8 (a)
Figure 8.9
17
State Table and State Diagram for Figure 8.8 (a)
Figure 8.10
18
K-Maps for Circuit of Figure 8.8 (a)
Figure 8.11
19
Synchronous Sequential Circuit with T Flip-Flop
-- Example 8.4
Figure 8.12
20
Timing Diagram for Example 8.4
Figure 8.13
21
State Table and State Diagram for Example 8.4
Figure 8.14
22
K-Maps for Example 8.4
Figure 8.15
23
Synchronous Sequential Circuit with JK Flip-flops
-- Example 8.5
Figure 8.16
24
Timing Diagram and State Table for Example 8.5
Figure 8.17
25
K-Maps for Example 8.5
Figure 8.18
26
Generating the State Table From K-maps --
Example 8.5
Figure 8.19
27
Synchronous Sequential Circuit Synthesis
Figure 8.20
28
Introductory Synthesis Example -- Example 8.6
Figure 8.21
29
Flip-flop Input Tables -- Example 8.6
Figure 8.22
30
Generating the JK Flip-flop Excitation Maps
-- Example 8.7
Figure 8.23
31
Clocked JK Flip-Flop Implementation -- Example 8.7
Figure 8.24
32
Application Equation Method for Deriving
Excitation Equations -- Example 8.8
Figure 8.25
33
(No Transcript)
34
Registers
  • Two independent flip-flops with clear and preset

35
Registers
  • Missing Q, preset, clocks ganged
  • Inversion bubbles cancelled, so loaded with
    rising
  • Can make 8- bit register with this
About PowerShow.com