Secure Elliptic Curve Implementations : An Analysis of Resistance to Power-Attacks in a DSP Processor - PowerPoint PPT Presentation

1 / 23
About This Presentation
Title:

Secure Elliptic Curve Implementations : An Analysis of Resistance to Power-Attacks in a DSP Processor

Description:

Title: Utilizing Memory Bandwidth Author: Catherine Gebotys Last modified by: Catherine Gebotys Created Date: 3/29/2001 1:04:22 AM Document presentation format – PowerPoint PPT presentation

Number of Views:34
Avg rating:3.0/5.0
Slides: 24
Provided by: Catherine329
Category:

less

Transcript and Presenter's Notes

Title: Secure Elliptic Curve Implementations : An Analysis of Resistance to Power-Attacks in a DSP Processor


1
Secure Elliptic Curve Implementations An
Analysis of Resistance to Power-Attacks in a DSP
Processor
  • Catherine H. Gebotys1, Robert J. Gebotys2
  • Department of Electrical and Computer
    Engineering,
  • University of Waterloo1, Wilfrid Laurier
    University2, Waterloo, Ontario Canada
  • cgebotys_at_optimal.vlsi.uwaterloo.ca

2
Outline
  • Motivation
  • Previous Research
  • Methodology and ISI index
  • Experimental Results
  • Conclusions

3
Motivation
  • Wireless Communications
  • Highly Cost Sensitive
  • Low Energy Dissipation
  • High Security (data, audio, video)
  • Secure against Power-Attacks
  • Security At all layers

4
Previous Research
  • Power / EM / Timing Attacks
  • SPA, DPA, Kocher 96,99
  • SW-DPA Clavier 00, IPA Fahn 99, nthDPA
    Messerges 00,
  • DPA extension for ECC Coron 99
  • DSP processors Dusse 90Itoh 99

5
Problem Definition
  • Methodology for Design of Secure Embedded
    Processors
  • Secure against power-attacks
  • Energy efficient
  • Throughput constraints

6
Methodology
  • Point Doubling, Adding
  • Timing and Power Traces identical through adding
    redundant operations
  • Point Multiplication
  • Timing and Power Traces identical through looping
    and switching

7
Experimental Results
  • Elliptic Curve Cryptography
  • Weierstrass (projective coordinates)
  • Jacobi form of curve
  • 192-bit prime fields
  • DSP processor core at 100MHz

8
Research Setup
9
Starcore Architecture
HIGHBW
POWERFUL
10
Cycle Counts
Point Double Sum Field Multiplication Squaring Addition Cycles 3,177 5,554 330 213 33
11
(No Transcript)
12
Power Traces
PA-resistant ECC Code
Original ECC Code
13
Power Traces timing shifts
14
Implementation Security Index
Incorporates Variance into Difference of Means
15
ISIS,D(t)-1 vs DPA
16
SumDouble Power Traces
17
ISIDS,SD(t)-1 vs DPA
18
Memory Stalls Power
19
Comparison to SW-DPA
20
Jacobi Form of Curve
21
ISIS,D(t)-1 Jacobi Curve
22
Energy Performance Comparison
23
Conclusions
  • Security against Power-Attack
  • ISI Metric for software development
  • ISI Variances plus Difference of Means
  • Timing Shifts , Parallelism
  • Complex Processor Cores
Write a Comment
User Comments (0)
About PowerShow.com