Finesse - PowerPoint PPT Presentation

1 / 9
About This Presentation
Title:

Finesse

Description:

Dipper Power Curve. The CMOS power requirement is on a per-cycle basis. Each clock-cycle takes one dip from the power source. ... – PowerPoint PPT presentation

Number of Views:24
Avg rating:3.0/5.0
Slides: 10
Provided by: walter48
Category:
Tags: dipper | finesse

less

Transcript and Presenter's Notes

Title: Finesse


1
A Fuel Cell Supported Logic Chip By
2
Mission
Develop, patent, and apply technology that
improves the performance of communication
devices.
3
Finesse History and Status
Founded in 2005. Patents filed in 1999 -
2005. Technology under development since
1998. Resources were invested in IP and RD by
founders. Currently characterizing physical
devices.
4
CMOS Behavior
  • Dipper Power Curve
  • The CMOS power requirement is on a per-cycle
    basis.
  • Each clock-cycle takes one dip from the power
    source.
  • The dips differ, but have a finite maximum value.
  • The bias of small sets of components has small
    distribution loss.
  • Local fuel cells and gating produce little
    electrical noise.
  • Information can flow across fuel cell-supported
    boundaries.
  • Power that is not drawn does not deplete fuel.
  • System power is lower than with distributed power
    methods.
  • Parallel power is supplied by a chemical buffer.
  • A worst-case cycle has very low impact.

5
Opportunity
  • Communication satellites without motors etc.
  • Weak sunlight space rovers (Uranus and beyond).
  • Cellular telephony devices and base stations.
  • Palm-tops, Lap-tops and mobile medical units.
  • Lower the cost of infra-structure extensions.
  • Reduce incidental radiation of computers.
  • Automotive power package?

6
Target Markets
7
Competitive Advantages
  • Simple power distribution on complex chips.
  • Extremely low noise and low spectral
    finger-print.
  • No battery, regulator, chip isolation, power
    distribution chain of worst-case constraints.
  • Embeddable in multi-purpose chips for smaller
    footprint and reduced component count.
  • More reliable system computational behavior.
  • International blocking patents applied for.

8
Key Patent Provisions
  • Fluid integrity during automated assembly
  • Accurate HDL library supported designs
  • Local cells for local gating bias
  • Little impact resulting from worst-case cycle
  • Low noise generation
  • Low spectral data fingerprint

9
Patents
  • Strategy
  • The most basic patent protections are broadly
    positioned.
  • The combined technology is disruptive and
    pervasive.
  • Patents planed
  • US, international.
Write a Comment
User Comments (0)
About PowerShow.com