AT91 Power Management - PowerPoint PPT Presentation

1 / 8
About This Presentation
Title:

AT91 Power Management

Description:

The ARM Core Clock is disabled and waiting for the next interrupt ... a programmable edge on the wake-up signal or a programmable RTC Alarm occurs ... – PowerPoint PPT presentation

Number of Views:72
Avg rating:3.0/5.0
Slides: 9
Provided by: allu169
Category:

less

Transcript and Presenter's Notes

Title: AT91 Power Management


1
AT91 Power Management
2
Power Management Options
  • The ARM7TDMI processor is industry leader in
    MIPS/Watt
  • The AT91 microcontroller embeds controller to
    provide advanced power management
  • Power Saving (PS) controller
  • AT91x40 Family
  • Power Management Controller (PMC)
  • AT91M63200, AT91M42800A
  • Advanced Power Management Controller (APMC)
  • AT91M55800A

3
PS Features
  • Optimizes the power consumption of the device
  • Controls the CPU and Peripheral clocks
  • Stop the CPU clock and enter Idle Mode
  • The ARM Core Clock is disabled and waiting for
    the next interrupt
  • The peripheral clocks are enabled and the PDC
    transfers are still possible.
  • Enables and disables the peripheral clocks
    individually

4
PMC Features
  • Optimizes the power consumption of the device
  • Controls the clocking elements
  • Oscillator and PLLs
  • System and Peripheral clocks
  • Three operating modes
  • Normal mode
  • Idle mode
  • The ARM Core Clock is disabled and waiting for
    the next interrupt
  • The peripheral clocks are enabled and the PDC
    transfers are still possible
  • Slow clock mode
  • The device core and peripheral run in Slow Clock
    Mode

5
PMC Block Diagram
6
APMC Features (1/2)
  • Optimizes power consumption of the device and the
    complete system
  • Controls the clocking elements
  • Oscillators
  • PLL
  • Core clock
  • Peripheral clocks
  • Controls the system power supply

7
APMC Features (2/2)
  • Five operating modes
  • Normal mode
  • The ARM core clock is enabled
  • Used peripheral clocks are enabled
  • Idle mode
  • The ARM Core Clock is disabled and waiting for
    the next interrupt
  • The peripheral clocks are enabled and the PDC
    transfers are still possible
  • Slow clock mode
  • The device core and peripherals run in Slow Clock
    Mode
  • Standby mode
  • Combination of Slow clock and Idle mode, very low
    power consumption
  • Power down mode
  • Main power supply is turned off until a
    programmable edge on the wake-up signal or a
    programmable RTC Alarm occurs

8
APMC Block Diagram
Write a Comment
User Comments (0)
About PowerShow.com