Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model - PowerPoint PPT Presentation

About This Presentation
Title:

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model

Description:

Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virg nia Helena Varotto Baroncini Oscar da Costa Gouveia Filho OUTLINE Introduction MOSFET ... – PowerPoint PPT presentation

Number of Views:216
Avg rating:3.0/5.0
Slides: 26
Provided by: COEL2
Category:

less

Transcript and Presenter's Notes

Title: Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model


1
Design of RF CMOS Low Noise Amplifiers Using a
Current Based MOSFET Model
  • VirgĂ­nia Helena Varotto Baroncini
  • Oscar da Costa Gouveia Filho

2
OUTLINE
  1. Introduction
  2. MOSFET Model
  3. High-Frequency Noise Model
  4. LNA Analysis
  5. LNA Design Example
  6. Conclusion

3
Introduction
  • Submicrometer CMOS technology allows the
    integration of RF circuits.
  • Low voltage and low power operation ? moderate
    inversion
  • Model valid from weak to strong inversion

4
MOSFET MODEL
IF forward current
IR reverse current
5
Normalized currents
and
is the normalization current
6
Operation Regions of the MOS transistor
7
Small signal parameters
Transconductances
Capacitances
8
High- Frequency Noise Model
9
Channel Thermal Noise
10
Induced Gate Noise
11
(No Transcript)
12
LNA Analysis
Cascode LNA with inductive source degeneration
13
Impedance Matching
Z1 can be viewed as the parallel of a resistor R
with the capacitance Cgs
14
Simplified small signal model for the LNA
matching is achieved simply by making the real
part of Zin equal to the source resistance and
its imaginary part equal to zero.
15
Noise Figure
Definition
LNA small-signal model for noise calculations
The noise figure can be expressed as a function
of if
16
Noise figure versus W/L for several inversion
levels at 2.5 GHz
17
LNA Design Example
LNA Design Parameters
Resonance frequency 2,5 GHz
Supply voltage 2,5 V
Length 0,35 ?m
Source resistance 50 ?
Noise Figure lt 2dB
18
1. Choice of the inversion level
Procedure
19
2. Ls for impedance matching
20
3. Transistor width for minimum noise figure
Noise figure versus W/L for several inversion
levels at 2.5 GHz
21
4. Lg to satisfy the resonance frequency
5. Ld to adjust the gain and the output resonance
frequency
22
LNA Design Results
W/L W ID Rs Ls Lg Ld
1500 525 ?m 4,1 mA 50 ? 0,7 nH 7,6 nH 2,5 nH
VDD
23
Simulation results
Input impedance
24
Noise Figure
25
Conclusions
  • The main advantage of this methodology is that is
    valid in all regions of the operation of the MOS
    transistors
  • It is possible to move the operation point of RF
    devices from strong inversion to moderate
    inversion taking advantage of higher gm/ID ratio,
    without degrading the noise figure
Write a Comment
User Comments (0)
About PowerShow.com