VHDL - PowerPoint PPT Presentation

1 / 35
} ?>
View by Category
About This Presentation
Title:

VHDL

Description:

... built with the help of two halfadders (module1, module2) and an OR gate (module3) ... MODULE1: HALFADDER. port map( A, B, W_SUM, W_CARRY1 ); MODULE2: HALFADDER ... – PowerPoint PPT presentation

Number of Views:21
Avg rating:3.0/5.0
Slides: 36
Provided by: elearni1
Category:
Tags: vhdl | module1

less

Write a Comment
User Comments (0)
About PowerShow.com