Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells - PowerPoint PPT Presentation

} ?>
View by Category
About This Presentation
Title:

Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells

Description:

Design gates with specified delays. 40-60% dynamic power savings in custom design ... Power saved (%) in custom design Raja et al. 68.3. 22.0. C1355. 30.0. 14.0 ... – PowerPoint PPT presentation

Number of Views:93
Avg rating:3.0/5.0
Slides: 16
Provided by: AgereS2
Category:

less

Write a Comment
User Comments (0)
About PowerShow.com