IA64 Architecture Announcement - PowerPoint PPT Presentation

1 / 21
About This Presentation
Title:

IA64 Architecture Announcement

Description:

IA-64 Server and Workstation Focus. Capabilities for E-business and the Internet ... Full binary compatibility with Intel's IA-32 instruction set in processor hardware ... – PowerPoint PPT presentation

Number of Views:156
Avg rating:3.0/5.0
Slides: 22
Provided by: jwax
Category:

less

Transcript and Presenter's Notes

Title: IA64 Architecture Announcement


1
IA-64 Architecture Announcement
Jim Carlson Director of Worldwide IA-64 Systems
Marketing Hewlett Packard Co.
  • Ronald E. Curry
  • Director of Marketing
  • IA-64 Processor Division
  • Intel Corporation


2
Agenda
  • Announcing the IA-64 Architecture
  • IA-64 Server and Workstation Focus
  • Capabilities for E-business and the Internet
  • Capabilities for Technical Computing
  • IA-32 and PA-RISC Compatibility
  • Summary

3
IA-64 Architecture Announcement
  • Most significant processor architecture
    advancement since the Intel 80386
  • 80386 Major extension of IA architecture - 16
    bit --gt 32 bit
  • Merced New EPIC technology - 32 bit --gt 64 bit
  • Marked by the release of IA-64 architecture
    details
  • Complete details on programming model, registers,
    application architecture
  • Details on compatibility and software
    optimization
  • Result of the collaboration between Intel and HP

4
Creating Complete IA-64 Solutions
Intel 64 Fund
Operating Systems
Intel Developer Forum
Enterprise Technology Centers
Internet, Enterprise, and Workstation IA-64
Solutions
Tools
High-end Platform Initiatives
Software Enabling Programs
Development Systems
Application Solution Centers
5
High End IA Roadmap
. . .
Madison Perf
. . .
Extends IA Headroom with 64 bit capability and
scalability for high performance computing
Deerfield Price/Perf
McKinley
. . .
Performance
Future IA-32
. . .
Merced
Foster
Cascades
Outstanding performance for 32 bit volume apps
Pentium III XeonTM Processor
Pentium II XeonTM Processor
98
02
00
01
99
Intel code name Not to scale
.25m
.18m
.13m
IA-32 and IA-64 Products co-exist to provide a
full range of Servers Workstations

6
IA-64 Architecture Mission
  • Improve upon capabilities of todays
    architectures
  • Effective parallelism for higher performance and
    scalability
  • World class floating-point for WS/scientific apps
  • 64 bit addressing for future Server and WS
    applications
  • Designed for emerging performance intensive apps
  • Scaleable implementations processor and system
  • Benefits for E-business, internet applications,
    Scientific/Financial simulation/analysis and 3D
    graphics
  • Provide unparalleled investment protection
  • Full binary compatibility with Intels IA-32
    instruction set in processor hardware
  • Full binary compatibility with PA-RISC
    instructions through software translation

7
Flexible and Scalable for Emerging Applications
E-business servers -Large number of users
-Large databases -High availability -Secure
environment
Workstations and high performance technical
computing -Digital content creation
-Design engineering (EDA, MDA, etc)
-Scientific / financial analysis
8
E-Business Environment
IA-64 focus area
Back-end Data
Applications Mid-tier
IP Services Front End
Web
E-Commerce
Mail
ERP

Intelligent Storage Server
Security

Production Databases (Failover Cluster)
Network Hub
CSU/DSU, ISDN, ADSL Cable...
DNS
Data Warehouse, DSS (Scalability Cluster)
News
Systems/Network Management
E-business is compute-intensive requiring
security and support for large databases
9
IA-64 Performance for Internet Content Delivery
  • IA-64 accelerates compression / decompression of
    streaming media
  • Ability to execute math operations in parallel
    provides greater throughput
  • Configurable registers provides optimum
    performance on arrays of audio/video data
  • Fully compatible with IA-32 MMXä technology,
    Streaming SIMD Extensions and PA-RISC MAX2
  • Protects developer and end user investments

IA-64 delivers rich multimedia Web content
10
IA-64 Security Performance
RSA Algorithm Estimated performance
  • Special multiply-add instructions improve
    security calculations

Pentium Pro Processor
Merced Processor
Future 32-bit Processor
IA-64 delivers more secure transactions to more
users
Intel estimates
All third party marks, brands, and names are
the property of their respective owners
11
IA-64 Improves Performance for Modern Applications
  • Complex mid-tier applications (ERP, etc.) have
    unique attributes
  • Typically written in C, Java (object oriented)
  • Comprised of small modules which interact
    extensively and impact performance
  • IA-64 Performance for object oriented languages
  • 256 registers provide more efficient access to
    data
  • Greatly reduces the need to save/store registers
  • Reduces memory/cache access requirements
  • Other features such as rotating registers and the
    register stack engine further improve performance

IA-64 enables more effective software optimization
12
IA-64 for High Performance Databases
  • IA-64 runs server applications more efficiently
  • Program decisions (branches) in large server apps
    overwhelm traditional processors
  • IA-64 predication removes branches, avoids
    mispredicts, improves performance
  • 64-bit architecture provides scalability for
    future applications
  • Very large virtual and physical memory or 32 bits
    - as needed
  • Addresses the need for future in-memory
    databases
  • IA-64 optimizes memory accesses using
    speculation
  • Reduces memory speed dependencies (latency)
  • Delivers more effective use of cache memory

13
IA-64 Technical Computing
Scientific Analysis
DCC
EDA
MDA
Finance
New, Advanced IA-64 floating point architecture
provides performance for technical applications
14
IA-64 Floating Point Architecture
(82 bit floating point numbers)
Multiple read ports
A
B
C
X

E
G
F
X

Memory
128 FP Register File
. . .
. . .
FMAC
FMAC
FMAC 2
FMAC 1
D
H
Multiple write ports
  • Enables world class performance Merced 6
    GFLOPs
  • 128 floating point registers
  • Parallel execution of multiple floating point
    operations
  • Parallel math operations benefit scientific /
    financial analysis
  • a b c d a single operation,
    multiply-accumulate (FMAC)
  • Greater precision and faster than independent
    multiply and add

New, optimized floating point architecture for
compute intensive applications
15
IA-64 Cache Management
  • Cache management critical for high performance
    technical computing
  • Workloads are memory bound
  • IA-64 pre-fetches data from memory for fast
    access
  • Reduces impact of memory constraints
  • Improves performance of memory intensive
    applications
  • IA-64 manages caches for maximum efficiency
  • Special instructions allow data to be directed to
    optimal cache locations
  • Efficient use of caches efficient use of
    bandwidth

Reduces the memory bottleneck
16
IA-64 Compatibility with PA-RISC Through Dynamic
Translation
  • Correctness
  • Treated as virtual microprocessor
  • Uses same tests as on PA-RISC processor
  • Transparency
  • Bundled into HP-UX
  • Involved automatically when needed
  • Performance
  • Translate once, use many
  • Optimization carries forward
  • 11 mapping of PA-RISC to IA-64

17
IA-64 Compatibility for IA-32
IA-64 Apps
IA-32 Apps
IA-32 Apps
IA-64 Operating System
IA-32 OS
IA-64 Processor
Full compatibility with the IA-32 instruction
set Includes SSE and MMXTM Technology
instructions Supported in processor hardware
IA-64 delivers investment protection

18
IA-64 Next Generation Architecture
IA-64 Features EPIC explicit parallelism,
predication, speculation Register Model large
register file, rotating registers, register stack
engine Floating Point and Multimedia
Architecture 128 registers, parallel
arithmetic, extended precision calculations,
FMAC Memory Management 64-bit addressing,
memory hierarchy control Compatibility IA-32
instructions in hardware, PA-RISC through
software translation
Function Execute more instructions in the same
amount of time Optimized for object oriented
applications (C, Java) High performance 3D,
compression and array operations Large memory
support, efficiently manages data flow to / from
memory Existing software runs seamlessly
  • IA-64 Benefits
  • Headroom for the future
  • World-class performance for E-business
    applications
  • More complex scientific / financial analysis and
    faster image rendering
  • Higher throughput of rich Internet content
  • Increased system scalability for large
    applications
  • Preserves investment in existing software

19
Merced Industry Rollout
1999
2000
Intel 64 Fund
Production Solutions
Merced Prototype Systems
IA-64 Architecture Public Release
Beta OSs and apps
Prototypes to ISVs
Open source software enabling
Key apps running on simulator
Compilers/Development tools shipping
OEM board / systems development
20
Summary
  • IA-64 represents the most significant
    architecture development since the 80386
  • IA-64 advances beyond the capabilities of
    traditional architectures
  • Compiler / hardware synergy, massive resources,
    scalability
  • IA-64 provides features that benefit the
    performance intensive applications of the future
  • E-business and Internet applications
  • Technical computing
  • Todays architecture unveiling is the next step
    of the comprehensive IA-64 industry program
  • Application architecture guide (AIG) available
    via Intel and HP websites

21
Download the AIG
  • http//developer.intel.com/design/ia64/index.htm
  • http//www.hp.com/go/ia64
Write a Comment
User Comments (0)
About PowerShow.com