CMS Trigger July Review 18706 CERN C' Foudas Imperial 1 - PowerPoint PPT Presentation

1 / 19
About This Presentation
Title:

CMS Trigger July Review 18706 CERN C' Foudas Imperial 1

Description:

GCT Status Since June 06. The aim of this talk is to ... Date. Type. Milestone. Source Card Schedule ... Magnus has implemented the new Jet finder modifications ... – PowerPoint PPT presentation

Number of Views:38
Avg rating:3.0/5.0
Slides: 20
Provided by: Robert1128
Category:

less

Transcript and Presenter's Notes

Title: CMS Trigger July Review 18706 CERN C' Foudas Imperial 1


1
GCT Status Since June 06
  • The aim of this talk is to show the GCT
  • group progress since the June 06 review.
  • Only changes during the past month will
  • be reported.
  • Contents
  • Source Card Status (main focus)
  • Leaf, Wheel, Concentrator small
    summary

2
Source Card June 06
  • 6U VME Format
  • USB 2.0 Interface for readout
  • 2xVHDCI SCSI RCT Inputs
  • 4xSFP optical outputs
  • Spartan-3 1M FPGA
  • RCT data capture
  • Synchronization test (RCT BX0 vs TTC)
  • On board temperature monitor
  • The Source Card PCBs have been made?
  • All components are now in hand?
  • Assembly has started?
  • Two cards expected at the end of June 06
  • Ready to test them at Imperial.
  • Integration with RCT during July 06(provided they
    test OK at Imperial)

3
Source Card July 06
  • Two Prototype Source Cards arrived at Imperial on
    the 3d of July 2006 and are being under test
    since then (take out 4 days that hackers took out
    the Imperial computing)
  • Simple Tests Performed First
  • Power ?
  • FPGA JTAG ?
  • PROM ?
  • LEDs ?
  • USB ?
  • TTCrx ?

4
Source Card Test 1
  • PRBS Link Test (driven by TLK internal test),
    Single Board with/without opto
  • Run for 48 hours with no errors 276.48Tbit
  • BER lt 1.09x10-14 _at_ 95 CL

5
Source Card Test 1-a
  • PRBS Link Test (driven by TLK internal test), Two
    Boards
  • Using QPLL standalone clocks or local test clock

6
Source Card Test 1-b
  • Run for 24 hours with no errors 138.24Tbit
  • BER lt 5x10-13 _at_ 95 CL All 4 links
    simultaneously

7
Source Card Test 1-c
8
Source Card Test 1-d
  • Clock Quality
  • QPLL Locks to external clock..
  • Clean on board clocks..
  • 21 psec jitter over 5 minutes.

9
Source Card Test Final Test
  • The final test will be to transfer data from the
    RCT emulator to the first Source Card then
    received them via optical link to the second
    source card

10
Source Card Test Final Test
  • This test is currently under way and should be
    complete in a few days or less

11
Source Card Immediate Aims
12
Source Card Schedule
  • Summary (a) Things have gone extremely well with
    the Source Card..
  • (b) Look forward for the
    RCT Source Integration next week

13
Plans
  • John and Andrew are coming for the Integration
    tests with RCT on the 24/7/06 to CERN. Pamela has
    been informed already some days ago.
  • If the test go well as I expect then we will be
    sending an order for 8 more source cards by Aug
    15.
  • Turn around time is a couple of weeks 1 week to
    include minor changes in the layout. Hence, by
    the first week in September we should have 10
    working Source Cards to be used by RCT and Leaf
    Testing and integration.

14
Leaf Card Highlights I
  • The Leaf Card is in production at the
    manufacturer
  • Two Prototypes will be shipped to Los Alamos by
    31.7.06
  • The will make to CERN via Wisconsin. Matt is
    back from
  • vacation on the 24/7/06
  • Magnus has implemented the new Jet finder
    modifications
  • which include the data sharing and the VHDL
    has been routed
  • but not yet uploaded
  • No other changes since June 06

15
Leaf Schedule
16
Wheel Card Schedule
  • Layout of the card is coming to an endMatt is
    back to check it.

17
Concentrator Card I
  • Layout essentially complete needs final checks
    and perhaps some
  • modifications.
  • FPGA (V4) order is out.
  • Parts order out.
  • Assembly order is also out.
  • VME, Communications, Electron and Jet FPGA
    Firmware under
  • simulation tests ? Firmware in a good state

18
Concentrator Card III Schedule
  • Layout essentially complete needs final checks
  • FPGA (V4) all other part orders are out

19
Summary and Outlook
  • Summary
  • First experience with hardware very encuraging
  • Goals for Summer 2006
  • Get the RCT Source Card integration our of the
    way.
  • Provide RCT with a set of Source Cards to test
    their system
  • Next big milestone to pass is the Source Leaf
    integration
  • Conduct the required integration tests.
  • Keep an eye on the concentrator although we
    foresee no problems
Write a Comment
User Comments (0)
About PowerShow.com