Diode in Digital Logic Design - PowerPoint PPT Presentation

1 / 27
About This Presentation
Title:

Diode in Digital Logic Design

Description:

Diode in Digital Logic Design Section 3.1-3.3 Schedule # Date Day Topic Section 1 1/14 Tuesday Diagnostic Test L 1/14 Tuesday Lab protocol, cleaning procedure, Linus ... – PowerPoint PPT presentation

Number of Views:136
Avg rating:3.0/5.0
Slides: 28
Provided by: Andre735
Learn more at: https://www.sonoma.edu
Category:

less

Transcript and Presenter's Notes

Title: Diode in Digital Logic Design


1
Diode in Digital Logic Design
Section 3.1-3.3
2
Schedule
Date Day Topic Section
1 1/14 Tuesday Diagnostic Test  
L 1/14 Tuesday Lab protocol, cleaning procedure, Linus/Cadence intro  
2 1/16 Thursday Fundamental concepts from Electric Circuits  
3 1/21 Tuesday Basic device physics 2.1
L 1/21 Tuesday I-V characteristics of a diode (Simulation)  
4 1/23 Thursday Drift/Diffusion current
5 1/28 Tuesday Physics of PN junction diode 2.2-2.3
L 1/28 Tuesday I-V Curve of a diode 2.3
6 1/30 Thursday Diode models, application of diodes in digital logic,review 3.1-3.3 (Highlights)
7 2/4 Tuesday Test 1 ?  
L 2/4 Tuesday Diode Logic  
8 2/6 Thursday Class Canceled! ???
3
Outline
  • Review
  • Diode Model
  • Applications of Diodes in Digital Logic
  • OR2
  • AND2

4
Different ways of Crossing PN Junction
Diffusion
Diffusion
npni2
Drift
Drift
Majority carriers cross the pn junction via
diffusion (because you have the
gradient) Minority carriers cross the pn junction
via drift( because you have the E, not the
gradient)
5
Reverse Biased Diode
Reverse Connect the terminal to the n
side. Depletion region widens. Therefore,
stronger E. Minority carrier to cross the PN
junction easily through drift. Current is
composed mostly of drift current contributed by
minority carriers. np to the left and pn to the
right. Current from n side to p side, the
current is negative.
E
6
Forward Biased Diode
Depletion region shrinks due to charges from the
battery. The electric field is weaker. Majority
carrier can cross via diffusion Greater
diffusion current. Current flows from P side to N
side
7
c02f31
ISReverse Saturationleakage current
8
Diode Models
(Ideal model)
(Exponential model)
(Constant voltage model)
9
Choosing a Diode Model
Use the ideal model to develop a quick, rough
understanding of a circuit. If the ideal model
is not adequate, uses the constant voltage model,
which is sufficient for most cases.
Occasionally, we will use the exponential model
10
Ideal Model of a Diode
(exponential model)
(ideal model)
An ideal diode will turn on even for the
slightest forward bias voltage. (VD0) An ideal
diode will turn off even for the slightest
reverse bias voltage. (VDlt0)
11
c03f03
Behavior of Ideal Diode
Ideal diode VanodegtVcathode Diode is
on VanodeltVcathode Diode is off An ideal current
experieincing VanodeVcathode, carries no current
12
c03f05
I/V Characteristics
A short--cant get a V to develop across a diode.
An Opencant get a current to flow.
A diode
VanodegtVcathode Diode is on VanodeltVcathode
Diode is off An ideal current experieincing
VanodeVcathode, carries no current In practice,
consider a slightly positive or negative voltage
to determine the response of a diode.
13
c03f08
Example 1 An OR Gate Realized By Diodes
00 V
00 V
Assume that 13 V 00 V Assume ideal diode
 
14
c03f08
Exercise 1 An OR Gate Realized By Diodes
13V
03 V
Assume that 13 V 00 V Assume ideal diode
What is Vout?
15
c03f08
Exercise 2 An OR Gate Realized By Diodes
13V
13 V
Assume that 13 V 00 V Assume ideal diode
What is Vout?
16
Analysis of an OR Gate
Logic 13 V Logic 00V
  • Observations
  • If D1 is on, VAVOUT and VOUT1
  • If D2 is on, VBVOUT and VOUT1.
  • VOUT is 0 if and only if D1 and D2 are 0
  • This is an OR gate.

17
Cadence Simulation of an OR Gate
VA3 V VB3 V VOUT2.459 V3V
18
Cadence Simulation of an OR Gate
VA3 V VB0 V VOUT2.424 V3V
19
Cadence Simulation of an OR Gate
VA0 V VB0 V VOUT0 V
20
c02f33
Constant Voltage Model
If VD is less than VD, On, the diode behaves like
an open circuit. The diode will behave like an
open circuit for VDVD,on
21
Cadence Simulation of an OR Gate
VA3 V VB0 V VOUT2.424 V Constant voltage
model 3V-0.6V2.4 V
If we assume a turn on voltage of 0.6 V, we are
not off by too much.
22
Grid Control
23
Export Image Option
File?Export Image
24
In Class Exercise
What kind of gate is this? Please assume ideal
diode model.
25
Cadence Simulation of an AND Gate
VA3 V VB3 V VOUT3 V
26
In Class Exercise
Assume that VA13V, VB00V Please assume
constant voltage model. What is the output
voltage?
27
Cadence Simulation of an AND Gate
VA3 V VB0 V VOUT0.575 V
Write a Comment
User Comments (0)
About PowerShow.com