ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 - PowerPoint PPT Presentation

About This Presentation
Title:

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005

Description:

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: W. Wolf, An Architectural Co-Synthesis ... – PowerPoint PPT presentation

Number of Views:104
Avg rating:3.0/5.0
Slides: 8
Provided by: adob1
Category:

less

Transcript and Presenter's Notes

Title: ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005


1
ESE 566 Hardware/Software Co-Design of Embedded
SystemsFall 2005 Instructor Dr. Alex Doboli.
  • Paper discussed in class W. Wolf, An
    Architectural Co-Synthesis Algorithm for
    Distributed, Embedded Computing Systems, IEEE
    Transactions on VLSI Systems, 1997.

2
Brief description of the paper content
  • Briefly, present the topic of the paper. What
    novel ideas does the paper bring?
  • What embedded applications are enumerated in the
    paper?

3
Paper topic
  • What motivation is offered for using
    multi-processor embedded architectures?
  • Enumerate what design variables exist in a
    multi-processor embedded architecture.

4
Paper topic
  • What is a process graph? Explain the advantages
    disadvantages of using process graphs for
    embedded system design.
  • What is an architectural model? What are
    technology descriptions?

5
Embedded design problem
  • Explain the used cost function.
  • What kind of circular reasoning is the author
    discussing? What other situations of circular
    reasoning do you identify in a top-down design
    flow? What solutions do you suggest to circular
    reasoning situations?
  • What sequence of activities does the author
    suggest? Discuss the advantages limitations of
    this sequence.

6
Embedded design problem
  • Discuss the example in Figure 5.
  • How is the initial solution produced?
  • How are processes scheduled?

7
Embedded design problem
  • Discuss the PE cost minimization step (Figures 7
    and 8).
  • Discuss step 3 (reduction of communication
    requirements).
  • Discuss step 4 (allocation of communication
    channels between PEs).
Write a Comment
User Comments (0)
About PowerShow.com