View by Category

VerilogA Validation Suite Proposals - PowerPoint PPT Presentation

About This Presentation
Title:

VerilogA Validation Suite Proposals

Description:

Prof. Richard Shi, U. Washington: MCAST compiler (VHDL-AMS) beats hand-coded C ... Modeling expert versus compiler expert. Modeling expert sure to test ... – PowerPoint PPT presentation

Number of Views:84
Avg rating:3.0/5.0
Date added: 1 July 2012
Slides: 6
Added by: Username withheld or not provided
Category:

less

Write a Comment
User Comments (0)
Transcript and Presenter's Notes
About PowerShow.com