Present by

1
Arm (Advance RISC Machine)

• Present by
• Pitipund Lorchirachoonkul 43650225
• Uchot Jitpaisarnsook 43650373

2
RISC Overview

• A large uniform register file
• A load-store architecture
• Simple addressing modes
• Uniform and fixed length instruction fields

3
Arm Overview

• Control over both the ALU and shifter
• Auto-increment and auto-decrement addressing
  modes
  
• Load and store multiple instructions
• Conditional execution of all instructions

4
ARM registers

• 31 registers 32-bit 16 are visible and other
  are used to speed up exception processing
  
• Program counter (R15)
• Link register (R14)
• Other registers

5
(No Transcript)
6
Types of Exceptions

• Two levels of interrupt
• Memory aborts
• Attempted execution of an undefined
  instruction
  
• Software interrupts

7
ARM Instruction Set

• Branch
• Data-processing
• Load and store
• Coprocessor

8
Branch Instructions

• General branch Intructions
• Branch with Link
• Software interrupt

9
Data-processing Instructions

• Data-processing instructions proper
• Multiply instructions
• Status register transfer instructions

10
Load and Store Instructions

• Load or store single register
• Load and store multiple register
• Swap a register value with the
• value of a memory location

11
Coprocessor Instructions

• Data-processing instructions
• Register transfers
• Data-transfer instructions

12
The CPU Core

• 5 stage pipeline
• Harvard architecture
• ARM v4T compliant
• 110000 transistors
• TSMC 0.18 mm
• 0.3 mW/MHz (1.8V)
• 220MHz (1.65 V)
• 1 mm2

13
ARM Application
14
Typical appliance that running Java application
15
Jazelle instruction set

• ARM instruction set
• Thumb instruction set
• Java ByteCodes

16
Java ByteCodes

• Directly executed bytecodes
• Emulated bytecodes
• Undefined bytecodes

17
Directly executed bytecodes
140 bytecodes executed directly in HW
constant loads (iconst_0 dconst_0 )
variable loads/stores (iload dstore )
array load/stores (iaload dastore )
integer data operations (iadd isubb i2b )
branches (ifeq icmp_ifeq )
quick constant pool loads (idc_quick )
quick static/field operations (getfield_quick
)
18
Emulated bytecodes
94 bytecodes emulated in software
floating point (ddiv dadd dmul )
integer division (idiv irem ldiv lrem)
switch (tableswitch lookupswitch)
invoke (invokevirtual invlkestatic )
return (ireturn return )
new (new newarray ) unresolved ldc (ldc
ldc_w ldc2_w) unresolved field/static (getsta
tic putfield )
19
Jazelle Operation
New ARM instruction
3128
30
BXJ Rm
Cond
Rm
If Condition then J 1 PC Rm
enters Java state and begins Byte Code execution
at (Rm)
20
Jazelle Operation
Addition of J bit to CPSR
3127
24
40
7
6
5
Flags
I
F
T
Mode
J
J0 Processor in ARM or Thumb state (depending
on T bit)
J1 T0 Processor in Java state
21
Register Re-use and Stack Optimization
Use of ARM Registers in Jazelle State
R0-R3 Used to cache Java expression stack R4
Local variable 0 (this pointer)
R5 Pointer to table of SW handlers
R6 Java stack pointer R7 Java variables pointer
R8 Java constant pool pointer R9-R11 Reserved
for JVM (not used by h/w) R12 R14 Scratch usage
/ Java return address R13 Machine stack pointer
R15 Java PC
22
Interrupt Behavior / Real-time performance
Jazelle is Compatible with ARM
Programming Conventions for Interrupt Handlers
Java Program
CPSR-SPSR pc-r14
STM r13! reg. list save regs used in
interrupt handler
LDM r13! reg list restore regs SUBS pc
r14 4 return restore state
Interrupt Handler
CPSRJava State
ARM State
23
Support for Java Run-time Environments
24
Competitor Comparison / Review of existing
solutions
25
Competitor Comparison / Review of existing
solutions
Execution Performance CM/MHz
Real-time System Performance
Memory Cost
Hardware Implementation Cost
Legacy Code / RTOS support
Software Emulation (SUN JDK ARM9)
0.67
16kbyte
-
Yes
Software Emulation (ARM JDK ARM9)
1.7
16kbyte
-
Yes
JIT
6.2
Poor
100kbyte
-
Yes
Co-processor (eg Jedi Tech JSTAR)
2.9
-
25k gates
Yes
Dedicated Processor
3
-
20-30k gates
No
ARM with architecture extensions
5.5
Excellent
8kbyte
12k gates
Yes
The only solution to meet all of the performance
application requirements.
Note JIT performance excludes compilation
overhead.
26
END
27
ARM7TDMI
28
ARM7TDMI