ECGR 41465146 Introduction to VHDL - PowerPoint PPT Presentation

1 / 9
About This Presentation
Title:

ECGR 41465146 Introduction to VHDL

Description:

Arindam Mukherjee, ECE Department, UNC Charlotte. ECGR 4146/5146 ... 3:30 pm 5:30 pm, Mondays and Wednesdays. Marking. Assignments = 20% Test #1 = 10 ... – PowerPoint PPT presentation

Number of Views:123
Avg rating:3.0/5.0
Slides: 10
Provided by: Arin4
Category:

less

Transcript and Presenter's Notes

Title: ECGR 41465146 Introduction to VHDL


1
ECGR 4146/5146 Introduction to VHDL
  • Arindam Mukherjee

www.ece.uncc.edu/amukherj
2
Syllabus
  • VHSIC Hardware Programming Language
  • VHDL programming
  • Synthesis, Fit
  • Text Book
  • K. Skahill, VHDL for Programmable Logic, Addison
    Wesley, 1996.
  • Objective
  • High level design capture
  • Understand the synthesis-silicon link

3
Syllabus
  • Prerequisites
  • ECGR 3181 and knowledge of a computer language or
    permission of department.
  • What you need
  • ECGR 2181 Ability to design digital
    combinational and sequential logic circuits at
    the gate level including registers, counters,
    multiplexers, adders, etc.
  • ECGR 3131 Basic understanding of the physics and
    operation of MOSFETs.

4
Syllabus
  • Topics
  • 1. Overview of Hardware Description Languages
  • Historical Perspectives
  • Levels of Abstraction
  • Impact on the Design and Development Process
  • 2. VHDL Structure and Syntax
  • Entity Statements
  • Generics
  • Architectural Descriptions
  • Basic Modeling and Syntax
  • Processes

5
Syllabus
  • Topics
  • 3. Programmable Logic
  • Programming Technologies
  • PLD Architectures and Features
  • CPLD Architectures and Features
  • FPGA Architectures and Features
  • 4. VHDL Modeling
  • Combinational Logic
  • Sequential Logic
  • Multiple Processes
  • Basic Concurrency
  • Modeling Styles and Guidelines
  • Hierarchical Design and Modeling

6
Syllabus
  • Topics
  • 5. VHDL Simulation and Synthesis
  • Concurrent Simulation
  • Basic Event Driven Simulation and Timing
  • System Level Simulation
  • Test Benches
  • Synthesis Process
  • Effect of VHDL Description on Synthesis
  • Implementation in CPLDs and FPGAs

7
Timeline
final
topics
week
Test 1 9/25/2002 1st Assgnmt
9/11/2002 2nd Assgnmt 10/14/2002 Project
10/9/2002 -gt 11/25/2002 3rd
Assgnmt 10/9/2002 -gt 10/28/2002 Test 2
11/6/2002 Final
12/4/2002
8
Syllabus
  • Office Hours
  • 330 pm 530 pm, Mondays and Wednesdays.
  • Marking
  • Assignments 20
  • Test 1 10
  • Test 2 10
  • Project 40
  • Final 20

9
Grading
  • Undergraduates
  • A 80 or more
  • B 65 - 79
  • C 50 64
  • D 40 49
  • F lt 40
  • Graduates
  • A 85 or more
  • B 70 - 84
  • C 55 69
  • U lt 55
Write a Comment
User Comments (0)
About PowerShow.com