http:hepnts1.rl.ac.ukCMS_fedDefault.htm - PowerPoint PPT Presentation

1 / 14
About This Presentation
Title:

http:hepnts1.rl.ac.ukCMS_fedDefault.htm

Description:

Rutherford Appleton Laboratory. September 1999. Fifth ... http://hepnts1.rl.ac.uk/CMS_fed/Default.htm. Presented by S. Quinton. A PMC Based ADC Card for ... – PowerPoint PPT presentation

Number of Views:35
Avg rating:3.0/5.0
Slides: 15
Provided by: jcoug6
Category:

less

Transcript and Presenter's Notes

Title: http:hepnts1.rl.ac.ukCMS_fedDefault.htm


1
http//hepnts1.rl.ac.uk/CMS_fed/Default.htm
A PMC Based ADC Card for CMS Tracker Readout
S.A. Baird, P. Burch, J.A. Coughlan, R.
Halsall J. Hartley, W.J. Haynes, T. Parthipan
Presented by S. Quinton
CLRC Rutherford Appleton Laboratory Chilton,
Didcot, Oxon OX11 0QX United Kingdom
2
CMS Microstrip Tracker Readout
CMS Detector
3
Front End Driver FED
Requirements Now
Evaluation of Final FED Components Tracker
Detector Prototyping in Labs at Test Beams
Solution...
4
FED-PMC
PCI Mezzanine Card PMC format Compact,
Modular Commercial Bus PCI Plug on "off the
shelf" VME Carriers Plug in PC/ Workstation
Providing a Flexible Cost Effective
Solution for Test Beam and Lab setups
Standards Hardware PMC/PCI Firmware
VHDL Software C Libraries/Drivers
5
PMC Functionality
gt Readout PCI
Detector Inputs gt
8 Electrical Input Channels (Differential/Single-e
nded) ADCs commercial using 9 bit _at_ 2 to 40
MHz Clock Trigger LVDS via Front Panel (or Rear
Connector) Data Buffer in DPM gt 64K
samples/channel Readout (during capture) via PCI
Interface 32 bit _at_ 33 MHz
FPGA with VHDL for Flexible Architecture
(Plus... Test Functions, Clock Phase Adjustment,
FPGA Flash Memory... )
6
Firmware
FPGA Firmware stored in Flash Memory
User Defined Extensions... VHDL libraries
available
Software tools are provided to enable...
Firmware to be updated in situ via Network
7
CMS Tracker FED PMCFunctionality
PLX 9080
1 MB
XC 4036
  • 8 x 9 Bit _at_ 40MHZ ADC Channels
  • LVDS Clock Trigger via Front Panel (TTC signals
    via J4)
  • FPGA Synthesizable VHDL Library
  • Comprehensive C Library for PMC Configuration
    Readout
  • Operating in Scope mode i.e. raw data for test
    beam

8
CMS Tracker FED PMCTest Beam 1999 Requirements
Now have 4 ( 4) PMCs
At RAL
AIM gt Production run 20 PMCs for CMS
Minimum Changes
PMC in Lab Performance Benchmarks Implement known
hardware modifications ( 3.3 V supply)
Functionality
Xilinx VHDL
Sampling _at_ 20MHz Scope Function Multiple Triggers
within Frame APV Header recognition
APV sample reordering Hardware Trigger Throttle
(Software) DMA readout Synchronisation errors
(Software)
System Integration
FED Software integration in DAQ. Data formats
...etc Multiple PMCs on carrier Signal timing
adjustment procedures (calibrations)
9
CMS Tracker FED PMCSummary Status
We have 6 original PMCs. 2 of these now at CERN.
Hardware
Production run 20 PMCs for CMS
3.3V Midas
Modifications needed for Test Beam 99 are under
simulation. Implementation starting.
Firmware
Xilinx VHDL
Multiple FEDs. Porting Developer tools to
Lynx. New version of User Library in development.
Software
Documentation
New version of User Manual in progress.
10
CMS Tracker FED PMCTimescales
Timescales '99
Production run of 20 PMCs
Hardware modifications implemented January PCB
Manufacture 1st half February Assembly 2nd half
February Boards tested in March 6? New Boards to
CERN beginning April
4
s
in parallel with ...
s
Implementing New Test Beam Requirements at
RAL Integration at CERN in Tracker Test Bench
with existing cards
s
Documentation Software http//hepnts1.rl.ac.uk/C
MS_fed/Default.htm
Latest News _at_
11
CMS Tracker FED PMCAPV Frame and Triggers
  • APV frame arrives at ? clocks after TTC trigger.
    Variable sample size.
  • Problem with TTC Triggers arriving within APV
    frames.
  • No APV Mux gt FED sampling _at_ 40 MHz vs APV data _at_
    20 MHz.
  • APV Header Synch in Xilinx.

12
CMS Tracker FED PMCAPV Header Synch
  • Verify TTC Triggers.
  • APV Header Synch on one channel
  • Option to sample _at_ 20 MHz.
  • Modifications in Xilinx design.

13
CMS Tracker FED PMCOther Issues?
  • Requirements for Integration tests. Number of
    FEDs. Dates.
  • Specification of inputs from TRI cards. Single
    ended 1.5 V pp.
  • Special requirements for MSGCs vs Silicon.
  • Connectors and cables.
  • Trigger modes. APV Header synch.
  • FED sampling _at_40 vs 20 MHz.
  • Channel to channel synchronisation.
  • APV errors.
  • Raw data readout. Reduction. Finalise data
    formats.
  • Procedure for timing adjustments.
  • Calibration runs.
  • Longer term...
  • Objectives of Beam Test. Single detectors vs Beam
    Telescope. Duration.
  • APV Mux
  • ....

14
CMS Tracker FED PMCData Format
Raw Data
Write a Comment
User Comments (0)
About PowerShow.com